

SoC Blockset™ Release Notes



MATLAB® & SIMULINK®



## How to Contact MathWorks



Latest news: [www.mathworks.com](http://www.mathworks.com)  
Sales and services: [www.mathworks.com/sales\\_and\\_services](http://www.mathworks.com/sales_and_services)  
User community: [www.mathworks.com/matlabcentral](http://www.mathworks.com/matlabcentral)  
Technical support: [www.mathworks.com/support/contact\\_us](http://www.mathworks.com/support/contact_us)



Phone: 508-647-7000



The MathWorks, Inc.  
1 Apple Hill Drive  
Natick, MA 01760-2098

*SoC Blockset™ Release Notes*

© COPYRIGHT 2019–2020 by The MathWorks, Inc.

The software described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from The MathWorks, Inc.

FEDERAL ACQUISITION: This provision applies to all acquisitions of the Program and Documentation by, for, or through the federal government of the United States. By accepting delivery of the Program or Documentation, the government hereby agrees that this software or documentation qualifies as commercial computer software or commercial computer software documentation as such terms are used or defined in FAR 12.212, DFARS Part 227.72, and DFARS 252.227-7014. Accordingly, the terms and conditions of this Agreement and only those rights specified in this Agreement, shall pertain to and govern the use, modification, reproduction, release, performance, display, and disclosure of the Program and Documentation by the federal government (or other entity acquiring for or through the federal government) and shall supersede any conflicting contractual terms or conditions. If this License fails to meet the government's needs or is inconsistent in any respect with federal procurement law, the government agrees to return the Program and Documentation, unused, to The MathWorks, Inc.

### Trademarks

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See [www.mathworks.com/trademarks](http://www.mathworks.com/trademarks) for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

### Patents

MathWorks products are protected by one or more U.S. patents. Please see [www.mathworks.com/patents](http://www.mathworks.com/patents) for more information.

## R2020a

<b>socExportReferenceDesign Function: Automate the creation of custom reference design</b> .....	<b>1-2</b>
<b>SoC Algorithm Analysis Functions: Analyze MATLAB functions or Simulink models early in the design process</b> .....	<b>1-2</b>
<b>IP Core Register Read and Register Write Blocks: Model write operation from processor to hardware logic</b> .....	<b>1-2</b>
<b>Memory Channel Block Enhancements: Extended data-type support</b> ...	<b>1-2</b>
<b>I2C Master Block Enhancements: Extend configuration support to additional slave devices and support for clock stretching feature</b> ....	<b>1-2</b>
<b>socBuilder Tool Enhancements: Improve validation checks and status messages</b> .....	<b>1-2</b>
<b>IO Data Source Block: Read data from timeseries object in MATLAB workspace</b> .....	<b>1-3</b>
<b>Proxy Task Block: Support event-driven tasks</b> .....	<b>1-3</b>
<b>Kernel Profiler: Perform kernel instrumentation profiling for unlimited duration</b> .....	<b>1-3</b>
<b>Updates to supported software</b> .....	<b>1-3</b>
<b>Updates to supported hardware</b> .....	<b>1-3</b>
<b>Functionality being removed or changed</b> .....	<b>1-3</b>
I2C Master block has one data register input port and one data register output port .....	<b>1-3</b>
Signal data no longer streams to the Logic Analyzer when signal logging is disabled .....	<b>1-4</b>

## R2019b

<b>Proxy Task Block: Model the effect of a task in your application without an explicit task implementation</b> .....	<b>2-2</b>
---	------------

<b>Testbench Task Block: Model the effect of your external task competing for resources with an application</b> .....	2-2
<b>Playback control behavior changed for Logic Analyzer in referenced models</b> .....	2-2
<b>Updates to supported software</b> .....	2-2
<b>IO Data Source Block: Read data from a recorded data file at the same time interval at which it was recorded on the hardware board</b> .....	2-2
<b>Kernel Profiler: Monitor and record execution times of tasks with LTTng</b> .....	2-3
<b>Hardware Memory Diagnostics: View additional latencies and data overflow information from FPGA execution</b> .....	2-3

## R2019a

<b>Introducing SoC Blockset: Design, evaluate, and implement SoC hardware and software architectures</b> .....	3-2
<b>SoC Blockset Support Package for Xilinx Devices: Generate, build, and deploy reference designs on Xilinx devices</b> .....	3-2
<b>SoC Blockset Support Package for Intel Devices: Generate, build, and deploy reference designs on Intel devices</b> .....	3-2

# R2020a

---

**Version: 1.2**

**New Features**

**Bug Fixes**

**Compatibility Considerations**

## **socExportReferenceDesign Function: Automate the creation of custom reference design**

Use the `socExportReferenceDesign` function to export a custom reference design from your SoC Blockset™ Simulink® model. You can then use IP Core Generation workflow (requires HDL Coder™) to generate a custom IP core and integrate it into your SoC reference design. For more information about the `socExportReferenceDesign` function, see `socExportReferenceDesign`.

## **SoC Algorithm Analysis Functions: Analyze MATLAB functions or Simulink models early in the design process**

Use the `socFunctionAnalyzer` and `socModelAnalyzer` functions to analyze and compare different algorithms and models early in the design process. The `socFunctionAnalyzer` and `socModelAnalyzer` functions create a report detailing the number of operations in a MATLAB® function or Simulink model, respectively.

## **IP Core Register Read and Register Write Blocks: Model write operation from processor to hardware logic**

The Register Write block and IP Core Register Read block model a write operation from a processor to hardware logic. The IP Core Register Read block receives data sent by a Register Write block from the processor. You can replace the Register Channel block with the IP Core Register Read block when writing from the processor to the FPGA, eliminating the need to wire signals through the model hierarchy. For an example using IP Core Register Read and Register Write blocks, see “Packet-Based ADS-B Transceiver”.

## **Memory Channel Block Enhancements: Extended data-type support**

The Memory Channel block now supports 64-bit integer data types and up to 128-bit fixed-point data types.

## **I2C Master Block Enhancements: Extend configuration support to additional slave devices and support for clock stretching feature**

The I2C Master block now provides configuration support to I2C slave devices with a 10-bit address. Using the clock stretching feature, the block can now synchronize with slow-running I2C slave devices. The block also supports a burst mode with a maximum of 256 bytes of data per transaction and provides a **statusReg** port to read the status of an I2C bus.

For compatibility considerations, see “I2C Master block has one data register input port and one data register output port” on page 1-3.

## **socBuilder Tool Enhancements: Improve validation checks and status messages**

The **socBuilder** tool generates an FPGA validation report in HTML format. This report lists the warnings and errors, if any, encountered during model parsing. The tool now displays improved

---

status messages on the **SoC Builder > Build Model** wizard while performing synthesis, implementation, and bit-stream generation processes.

## **IO Data Source Block: Read data from timeseries object in MATLAB workspace**

The IO Data Source block now supports `timeseries` object in the MATLAB workspace as an input source. This feature enables you to provide custom data along with time of occurrence as an input to the block.

## **Proxy Task Block: Support event-driven tasks**

The Proxy Task block now supports event driven task triggers from the Task Manager block. For more information of event driven tasks, see “Event-Driven Tasks”.

## **Kernel Profiler: Perform kernel instrumentation profiling for unlimited duration**

Previously, the kernel profiler performed kernel instrumentation profiling on the hardware for only a limited duration (based on the free disk storage available on the hardware). Now, the kernel profiler provides an option to perform kernel instrumentation profiling for unlimited time duration.

## **Updates to supported software**

SoC Blockset now supports Xilinx® Vivado® 2019.1. For a full list of supported software, see “Supported Third-Party Tools and Hardware”.

## **Updates to supported hardware**

SoC Blockset now supports Zynq® UltraScale+™ RFSoc ZCU111 Evaluation Kit. To simulate and prototype radio frequency (RF) effects with the RF Data Converter block, use the SoC Blockset Support Package for Xilinx Devices features. For details about this support package, see SoC Blockset Support Package for Xilinx Devices. For a full list of supported devices, see “Supported Third-Party Tools and Hardware”.

## **Functionality being removed or changed**

### **I2C Master block has one data register input port and one data register output port**

*Behavior change*

In R2019a, the I2C Master block has input data register ports **dataReg**, **dataReg1**, **dataReg2**, and **dataReg3** and output response data register ports **respData**, **respData1**, **respData2**, and **respData3**. These data register ports support a maximum of 16 bytes per transaction. In R2020a, these register ports are replaced with single data register ports: input port **dataReg** and output port **respData**. Each of these single data register ports support a maximum of 256 bytes per transaction.

In R2020a, Simulink errors if you open a model that was created in an earlier release and that contains an I2C Master block. In this case, connections to ports **dataReg1**, **dataReg2**, **dataReg3**, **respData1**, **respData2**, and **respData3** are either missing or reconnected to empty ports on the

block. Manually check and update the port connections in your model to proceed further. For more information, see I2C Master block documentation.

### **Signal data no longer streams to the Logic Analyzer when signal logging is disabled**

#### *Behavior change*

Previously, signals marked for logging have streamed to the **Logic Analyzer**, regardless of the setting for **Signal logging** in the model configuration parameters. Starting in R2020a, signals marked for logging stream to the Logic Analyzer *only* when signal logging is enabled for a model.

To view data in the Logic Analyzer, you must enable signal logging for the model. (Logging is on by default.) To enable signal logging, open **Model Settings** from the toolstrip, navigate to the **Data Import/Export** pane, and select **Signal logging**.



# R2019b

---

**Version: 1.1**

**New Features**

**Bug Fixes**


## **Proxy Task Block: Model the effect of a task in your application without an explicit task implementation**

The Proxy Task block models the effect of a task on your application without defining the implementation of the task. You can configure the block execution timing using the Task Manager block. The Proxy Task block serves as a placeholder for a task you are currently developing or plan to develop.

## **Testbench Task Block: Model the effect of your external task competing for resources with an application**

The Testbench Task block models the effect of a task in an external application competing for execution resources with the tasks in your application. You can configure the block execution timing by using the Task Manager block.

## **Playback control behavior changed for Logic Analyzer in referenced models**

When you use the **Logic Analyzer** in a referenced model, the playback controls in the Logic Analyzer now match the playback controls of the last model you interacted with that logs data to the scope. For example, if you opened the Logic Analyzer from a model referenced by another model with the Model block, the run button  in the scope runs the top level model. If the referenced model is opened as a top model, the run button runs the referenced model in isolation.

## **Updates to supported software**

SoC Blockset now supports to these software versions. For a full list of supported software, see Supported Third-Party Tools and Hardware.

- Xilinx Vivado 2018.3
- Intel® Quartus® Prime 18.1

## **IO Data Source Block: Read data from a recorded data file at the same time interval at which it was recorded on the hardware board**

You can now use the IO Data Source block to read data from a recorded data file at the same time interval as it was recorded on the hardware board.

When you enable the event port of the IO Data Source block and connect it to the Task Manager block, the IO Data Source block reads event signals and generates them on the event port as they were recorded in the recorded data file. Previously, the IO Data Source block generated events based on the sample time specified on the block mask.

This feature enables you to see the real behavior of the data from hardware I/O peripherals in Simulation.

---

## **Kernel Profiler: Monitor and record execution times of tasks with LTTng**

You can use a Kernel profiler to monitor and record model-related processes and threads running on the Linux of your hardware board without instrumenting code.

## **Hardware Memory Diagnostics: View additional latencies and data overflow information from FPGA execution**

In addition to viewing **Burst request to first transfer complete** latency information from a design running on field programmable gate array (FPGA), you can now view **Burst execution** and **Burst last transfer to complete** latencies information. This feature is similar to that of Simulation Performance Plots.

You can also collect and view data overflow that occurred in bandwidth, burst, and latency memory diagnostics metrics.



# R2019a

---

**Version: 1.0**

**New Features**

## **Introducing SoC Blockset: Design, evaluate, and implement SoC hardware and software architectures**

SoC Blockset provides Simulink blocks and visualization tools for modeling, simulating, and analyzing hardware and software architectures for ASICs, FPGAs, and systems on a chip (SoC). You can build your system architecture using memory models, bus models, and I/O models, and simulate the architecture together with the algorithms.

SoC Blockset lets you simulate memory and internal and external connectivity, as well as scheduling and OS effects, using generated test traffic or real I/O data. You can quickly explore different system architectures, estimate interface complexity for hardware and software partitioning, and evaluate software performance and hardware utilization.

SoC Blockset exports reference designs for Xilinx and Intel FPGA devices and SoC platforms, including Zynq-7000, UltraScale+, and Intel SoC FPGAs. These reference designs can be used with Xilinx and Intel design tools.

## **SoC Blockset Support Package for Xilinx Devices: Generate, build, and deploy reference designs on Xilinx devices**

The SoC Blockset Support Package for Xilinx Devices with Embedded Coder® or HDL Coder can export reference designs for Xilinx FPGA devices and SoC platforms. These reference designs can be used with Xilinx design tools.

The support package helps to automate integration, execution, and verification of reference designs for the SoC platforms, including Xilinx Artix®-7, Xilinx Kintex®-7, XilinxZynq, and XilinxZynqUltraScale+.

## **SoC Blockset Support Package for Intel Devices: Generate, build, and deploy reference designs on Intel devices**

The SoC Blockset Support Package for Intel Devices with Embedded Coder or HDL Coder can export reference designs for Intel FPGA devices and SoC platforms. These reference designs can be used with Intel design tools.

The support package helps to automate integration, execution, and verification of reference designs for the SoC platforms, including Intel Arria® 10 and Intel Cyclone® V.